


FIG. 1

-- PRIOR ART --



HORIZONTAL TIMING

FIG. 2





FIG. 3



4/8







FIG. 4







8/8 **⊌**800 ACKGROUND DISPLAY AREA (ACTIVE • 15FRAMES/SEC) AREA 60FRAMES/SEC) 840 (ACTIVE • 15FRAMES/SEC) ROW [0:3] WAVEFORMS COLUMN [0:3] WAVEFORMS ,820 DRIVER IC VSYNC, HSYNC, DOTCLK, OE ROW ADDRESS, COLUMN ADDRESS 810 TIMING SIGNAL GENERATOR 6800/8080 (PARALLEL OR SERIAL I/F) 830 BASEBAND MICROPROCESSOR

FIG. 8